Let Dr. Linux show you how to switch to Lunix.
Gidel
Novas
Click here for EDAToolsCafe Click here for EDAToolsCafe Click here for Internet Business Systems Click here for Hewlett Packard Click here for EDAToolsCafe
Search:
  Home | EDA Weekly | Companies | Downloads | Interviews | Forums | News | Resources |  ItZnewz  |
  Check Mail | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise | VirtualDACafe.com | EDAVision | PCBCafe
 Browse eCatalog:  Subscribe to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
 Email:  
 EDAToolsCafe 

Send This Story to a Friend

Printer Friendly Version

Cadence First Encounter Selected to Enable Nanometer SoC Design in Infineon's Inway Design Environment



SAN JOSE, Calif. & MUNICH, Germany--(BUSINESS WIRE)--May 26, 2003--Cadence Design Systems, Inc. (NYSE:CDN), today announced that Infineon has selected First Encounter(R), a core nanometer technology in the Cadence Encounter(TM) digital IC design platform for the silicon virtual prototyping of its extremely complex 130nm and 90nm integrated circuits.

At these geometries, interconnect is crucial in determining SoC performance. Infineon will use First Encounter to rapidly generate and refine accurate virtual prototypes of IC physical designs, including interconnect. The prototypes will then give fast feedback on SoC performance and a fully functional, physically feasible layout. Rapid and reliable design closure will then be facilitated by preliminary placement and a highly optimized and signoff-quality floorplan.

"With First Encounter Cadence has delivered the leading-edge technology for silicon virtual prototyping of high-performance digital designs," said Dr. Albert Stritter, vice president of design automation at Infineon Technologies. "We are working very closely with Cadence to address the challenges of nanometer design to enhance our Inway Design Environment. First Encounter is one of several EDA technologies from Cadence that Infineon uses to implement SoC designs for 130nm, 90nm and below to meet our future targets and goals."

"We are very pleased to have been selected by Infineon to meet its advanced approach to nanometer design. Based on our close collaboration, Cadence will enable Infineon to achieve a productive design environment to complete ever more demanding designs rapidly and predictably," said Ping Chao, senior vice president and general manager of the Digital IC group at Cadence.

Information on Infineon at www.infineon.com.

About Cadence

Cadence is the world's leader in electronic design technologies, methodology services, and design services. Cadence solutions are used to accelerate and manage the design of semiconductors, computer systems, networking and telecommunications equipment, consumer electronics, and a variety of other electronics-based products. With approximately 5,200 employees and 2002 revenues of approximately $1.3 billion, Cadence has sales offices, design centers, and research facilities around the world. The company is headquartered in San Jose, Calif., and traded on the New York Stock Exchange under the symbol CDN. More information about the company, its products and services are available at www.cadence.com.

Cadence, the Cadence logo and First Encounter are registered trademarks, and Encounter is a trademark of Cadence Design Systems, Inc. All other trademarks or registered trademarks are the property of their respective owners.

CONTACT: Cadence Design Systems, Inc.
             Andrea Huse, +49 (0) 89 4563 1726
             ahuse@cadence.com

http://www.mentor.com/dsm/
http://www.mentor.com/pcb/
http://www.mentor.com/seamless/
http://www.mentor.com/fpga/
Subscribe to these free industry magazines!


Click here for Internet Business Systems Copyright 2003, Internet Business Systems, Inc.
1-888-44-WEB-44 --- Contact us, or visit our other sites:
AECCafe  DCCCafe  CareersCafe  GISCafe  MCADCafe  PCBCafe